## This Page Is Inserted by IFW Operations and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

## IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

W



### UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/079,336	02/19/2002	Vladislav Vashchenko LECHIGOOGA CEILLEU	P05143	7946
7	590 03/02/2004	GRIVED VOO HOUMDER	EXAM	INER
Jurgen K. Vol Vollrath & Ass		1003 6- UNI	BENENSO	N, BORIS
1222 Settle Av		, a , ama , a , ama , ama , a	ART UNIT	PAPER NUMBER
San Jose, CA	95125	BECEINED	2836	
		• •	DATE MAIL ED: 03/03/300	4

Please find below and/or attached an Office communication concerning this application or proceeding.

			Application	No.	Applicant(s)	
Office Action Summary			10/079,336		VASHCHENKO ET AL.	
			Examiner		Art Unit	
			Boris Bener		2836	
Period fo	The MAILING DATE of this commu or Reply	nication appe	ears on the c	eover sheet with the co	orrespondence ad	dress
THE I - Exter after - If the - If NO - Failu - Any r	ORTENED STATUTORY PERIOD I MAILING DATE OF THIS COMMUN asions of time may be available under the provision SIX (6) MONTHS from the mailing date of this comperiod for reply specified above is less than thirty of period for reply is specified above, the maximum set to reply within the set or extended period for repleply received by the Office later than three months and patent term adjustment. See 37 CFR 1.704(b).	IICATION. s of 37 CFR 1.130 munication. 30) days, a reply statutory period wi y will, by statute.	6(a). In no event within the statuto ill apply and will e cause the applica	, however, may a reply be time ry minimum of thirty (30) days expire SIX (6) MONTHS from t tition to become ABANDONED	ely filed will be considered timel the mailing date of this considered to the mailing date of the consideration (35 U.S.C. § 133).	y. ommunication.
	Responsive to communication(s) file	ed on 02/19	)/2002.			
		2b)⊠ This a		-final.		
, —	Since this application is in condition closed in accordance with the prac	n for allowan	ice except fo	or formal matters, pro		merits is
Dispositi	on of Claims					
4)⊠	Claim(s) 1-19 is/are pending in the	application.				
	4a) Of the above claim(s) <u>1-10</u> is/ar	e withdrawn	from consid	leration.	RECEIV	/ED
5)	Claim(s) is/are allowed.					
•	Claim(s) <u>11-19</u> is/are rejected.				MAR 1 0	2004
· ·	Claim(s) is/are objected to.					
8)∐	Claim(s) are subject to restr	iction and/or	r election red	juirement.		
Applicati	on Papers					
,	The specification is objected to by t			_		
10)⊠	The drawing(s) filed on <u>19 Februar</u> y					ner.
	Applicant may not request that any obj			<u>-</u>		
44)□	Replacement drawing sheet(s) including					
•	The oath or declaration is objected	to by the Exa	aminer. Note	e the attached Office	Action of form P	O-152.
•	inder 35 U.S.C. §§ 119 and 120			05110000140()	(1) (0)	
* S 13)	Acknowledgment is made of a clair  All b) Some * c) None of:  1. Certified copies of the priority  2. Certified copies of the priority  3. Copies of the certified copies application from the Internation from the Interna	y documents y documents s of the priori onal Bureau on for a list of for domestic ed in the firs	s have been ity document (PCT Rule of the certific priority und standard sentence of the certific priority under the certific priority under the certific priority under the priority under the priority under the certific priori	received. received in Application ts have been received 17.2(a)). red copies not received ler 35 U.S.C. § 119(e) of the specification or lication has been received ler 35 U.S.C. §§ 120	on No d in this National d. ) (to a provisional in an Application eived. and/or 121 since	I application) Data Sheet. a specific
Attachmen				· ·	(DTO 440) D	_>
2) Notic	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review ( mation Disclosure Statement(s) (PTO-1449)		5	)		

Application/Control Number: 10/079,336 Page 2

Art Unit: 2836

#### Election/Restrictions

#### DETAILED ACTION

#### Election/Restrictions

- 1. Restriction to one of the following inventions is required under 35 U.S.C. 121:
  - I. Claim 1-10, drawn to semiconductor structure, classified in class 257.
  - II. Claims 11-19, drawn to ESD protection circuit, classified in class 361, subclass 113.

The inventions are distinct, each from the other because of the following reasons:

2. Inventions I and II are related as combination and subcombination. Inventions in this relationship are distinct if it can be shown that (1) the combination as claimed does not require the particulars of the subcombination as claimed for patentability, and (2) that the subcombination has utility by itself or in other combinations (MPEP § 806.05(c)). In the instant case, the combination as claimed does not require the particulars of the subcombination as claimed because ESD circuitry does not require specifics of claimed diode. The subcombination has separate utility such as a diode structure

Application/Control Number: 10/079,336 Page 3

Art Unit: 2836

that provides more then one current path between an anode and a cathode and can be used in different applications.

- 3. Because these inventions are distinct for the reasons given above and have acquired a separate status in the art as shown by their different classification, restriction for examination purposes as indicated is proper.
- 4. During a telephone conversation with Jurgen Vollrath (49098) on 1/23/2004 a provisional election was made without traverse to prosecute the invention of an ESD protection circuitry and an ESD protection method, claims 11-19.

  Affirmation of this election must be made by applicant in replying to this Office action. Claims 1-10 are withdrawn from further consideration by the examiner, 37 CFR 1.142(b), as being drawn to a non-elected invention.

#### Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Application/Control Number: 10/079,336

Art Unit: 2836

Claim 11-19 are rejected under 35 U.S.C. 103(a) as being 5. unpatentable over Applicant's Admitted Prior Art in view of Kim (5,859,758) and Lee (5,565,790). Applicants describe in Background of the Invention section of the Specification typical circuit wherein low resistive power supply rails (VDD, VSS) are provided and pad (Fig.1, Pos.10) connected by means of p-well diode (12) to VDD bus and by means of n-well diode (14) to VSS bus. A protected circuit (16) is protected by an ESD clamp (18) connected between VDD and VSS. Prior Art does not teach using a semiconductor structure wherein a first anode/cathode contact is an input to the structure and a second contact to a region of the same polarity as the first contact is an output from the structure and the first contact is separated from the second contact by a well region to provide a voltage drop between the contacts under ESD current pulse conditions that reducing the voltage to which a protected circuit is exposed.

Kim (5,859,758) teaches an Electro Static Discharge

Protection Circuit, that include a primary ESD protection

(Fig.3a, Pos. 31-32) and a secondary ESD protection (33-36),

wherein a first anode/cathode contact (Node A) is an input to

the structure and a second contact to a region of the same

polarity as the first contact (Point between anode of diode 33

and cathode of diode 35) is an output from the structure. The

Art Unit: 2836

primary ESD protection is providing a primary path for ESD current, if voltage become higher or equal to Vdd + Von or lower or equal Vss - Von. The secondary ESD protection is providing a secondary path for ESD current, if voltage become higher or equal to Vdd + Von or lower or equal Vss - Von. If applied static electricity is excessive, the current flowing through the primary path is increased. Thus, the potential of the node A becomes higher and a leakage proportional to the potential at the node A flows through the secondary path. It protects diodes of the primary path from being destroyed by excessive static electricity. It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Applicant's Admitted Prior Art with teachings of Kim and include a secondary path, because it protects diodes of the primary path from being destroyed by excessive static electricity. Lee (5,565,790) teaches an ESD protection circuit, wherein resistor (Fig.1, Pos.28) is installed between a primary device (15) and a secondary device (20). That resistor provides a voltage drop between an input pad and protected circuitry and limits a current flowing through protected circuitry. "The drain diffusion (17) of the field transistor (where the pad is connected and where an ESD voltage appears initially) and the drain diffusion (19) of the triggering transistor are spaced

Art Unit: 2836

apart and the intervening region of the n-well forms a resistor (28)" (Col. 3, Lines 18-22). It would have been obvious to one of ordinary skill in the art at the time the invention was made to further modify previously modified Prior Art and install a resistor between anodes/cathodes of the primary and the secondary protection circuits, because it will protect internal circuitry from exposure to maximum voltage of ESD spike even before the secondary circuit diverts such spike to a power rail.

Referring to Claims 15 and 17, each bipolar junction transistor of a structure on Figure 11 is connected as two diodes, wherein a base of each transistor is equivalent of the diode's cathode and emitter/collector are equivalent of an anode of the diode.

#### **Contact information**

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Boris Benenson whose telephone number is (571) 272-2048. The examiner can normally be reached on M-F (8:20-6:00) First Friday Off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Brian Sircus can be reached on (571) 272-2058 or (571) 272-2836. The fax phone

Application/Control Number: 10/079,336 Page 7

Art Unit: 2836

number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

Boris Benenson Examiner Art Unit 2836

B.B.

1/29/2004

#### Notice of References Cited

Application/Control No. 10/079,336		Applicant(s)/Patent Under Reexamination VASHCHENKO ET AL.		
	Examiner	Art Unit		
	Roris Renenson	2836	Page 1 of 1	

#### **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-5,565,790	10-1996	Lee, Jian-Hsing	326/30
	В	US-5,859,758	01-1999	Kim, Dae Seong	361/111
	C	US-6,097,235	08-2000	Hsu et al.	327/309
	۵	US-5,854,504	12-1998	Consiglio, Rosario J.	257/358
	Ε	US-6,072,219	06-2000	Ker et al.	257/355
	F	US-			
	·G	US-			
	Н	US-			
	ı	US-			
	J	US-			
	К	US-			
	L	US-			
	М	US-			

#### FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	s					was to
	Т					

#### **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	
	<b>v</b>	
	w	
	x	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

# The United States Patent and Trademark Office has changed certain mailing addresses!

Effective May 1, 2003

Use the address provided in this flyer after May 1, 2003 for any correspondence with the United States Patent and Trademark Office (USPTO) in patent-related matters to organizations reporting to the Commissioner for Patents.

DO NOT USE the Washington DC 20231 and P.O. Box 2327 Arlington, VA 22202 addresses after May 1, 2003 for any correspondence with the USPTO even if these old addresses are indicated in the accompanying Office action or Notice or in any other action, notice, material, form, instruction or *other* information.

Correspondence in patent-related matters to organizations reporting to the Commissioner for Patents must now be addressed to:



Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450



Special Mail Stop designations to replace Special Box designations

Also effective May 1, 2003, the USPTO is changing the special Box designations for Patents and Trademarks to corresponding Mail Stop designations (e.g., "Box 4" will now be "Mail Stop 4").

For further information, see Correspondence with the United States Patent and Trademark Office, 68 Fed. Reg. 14332 (March 25, 2003). A copy of the Federal Register notice is available on the USPTO's web site at <a href="http://www.uspto.gov/web/menu/current.html#register">http://www.uspto.gov/web/menu/current.html#register</a>

A listing of specific USPTO mailing addresses (See Patents – specific) will be available on the USPTO's web site on April 15, 2003 at <a href="http://www.uspto.gov/main/contacts.htm">http://www.uspto.gov/main/contacts.htm</a>

Persons filing correspondence with the Office should check the rules of practice, the Official Gazette, or the Office's Internet Web site (www.uspto.gov) to determine the appropriate address and Mail Stop Designation (if applicable) for all correspondence being delivered to the USPTO via the United States Postal Service (USPS).

Questions regarding the content of this flyer should be directed to the Inventor Assistance Center at (703) 308-4357 or toll-free at 1-800-786-9199.